• J.S. Kolhatkar and A.K. Dutta, "A New Substrate Current Model for Submicron MOSFETs," IEEE Transactions on Electron Devices, Vol. 47, Issue 4, pp. 861-863, 2000.
• Imon Mondal and A.K. Dutta, "An Analytical Gate Tunneling Current Model for MOSFETs having Ultra-thin Gate Oxides," IEEE Transactions on Electron Devices, Vol. 55, Issue 7, pp. 1682-1692, 2008.
• Dipanjan Basu and A.K. Dutta, "An Explicit Surface-Potential-Based MOSFET Model Incorporating the Quantum Mechanical Effects," Solid State Electronics, Vol. 50, Issue 7- 8, pp. 1299-1309, 2006.
• Rahul Pandey and A.K. Dutta, "A Unified Analytical One-Dimensional Surface Potential Model for Partially Depleted (PD) and Fully Depleted(FD) SOI MOSFETs," Journal of Semiconductor Technology and Science, Vol. 11, No. 4, pp. 262-271, 2011.
• Rahul Pandey and A.K. Dutta, "Analytical one-dimensional current-voltage model for FD SOI MOSFETs including the effect of substrate depletion," Semiconductors, Vol. 47, Issue 9, pp. 1224-1231, 2013.

• Recipient of the Distinguished Teacher Award of IIT Kanpur, 2013
• Recipient of the Ranjit Singh Chair Professor position at IIT Kanpur, 2012
• Recipient of the Best Dissertation Award by the Graduate Student Council at LSU, Baton Rouge, 1989
• Recipient of the Kaiser Fellowship for outstanding research at LSU, Baton Rouge, 1986
• Winner of Dr. B.C. Roy Gold Medal for becoming the University Topper (including all streams) at Jadavpur University, 1982

Office

Department of Electrical Engineering,
Indian Institute of Technology, Kanpur
UP, India-208016

Office Phone: 0512-2597661 (O) / 512-2598452 (R)

Fax:0512-2590063

Email: This email address is being protected from spambots. You need JavaScript enabled to view it.